



Docket No.: M4065.0852/P852  
(PATENT)

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Patent Application of:  
Peter P. Altrice, Jr. et al.

Application No.: 10/721,190

Confirmation No.: 6553

Filed: November 26, 2003

Art Unit: 2622

For: CMOS IMAGER WITH A CAPACITIVE  
STORAGE NODE LINKED TO TRANSFER  
GATE

Examiner: R.M. Bemben

**SUBMISSION OF FORMAL DRAWINGS**

Commissioner for Patents  
P.O. Box 1450  
Alexandria, VA 22313-1450

Dear Sir:

Submitted herewith is one set (twelve sheets, twelve figures) of formal drawings for filing in the above-identified patent application. Kindly substitute the enclosed drawings for the drawings submitted with the originally filed application.

Dated: March 31, 2008

Respectfully submitted,

By 

Thomas J. D'Amico

Registration No.: 28,371  
DICKSTEIN SHAPIRO LLP  
1825 Eye Street, NW  
Washington, DC 20006-5403  
(202) 420-2200  
Attorney for Applicants